555 Astable Oscillator Calculator
Calculate and design the standard two-resistor 555 timer astable oscillator. The calculator solves frequency, period, HIGH time, LOW time, duty cycle, RA, RB, timing capacitance, ideal VCC thresholds, and worst-case tolerance range.
The V1 model uses the classic ideal threshold assumption where the timing capacitor moves between 1/3 VCC and 2/3 VCC. It is intended for first-pass clock generators, LED flashers, pulse generators, tone generators, and low-frequency oscillator estimates.
Engineering tool
555 Astable Oscillator Calculator
Analyze and design the classic two-resistor 555 timer astable topology using the ideal 1/3 VCC and 2/3 VCC threshold model.
Mode
Parameter panel
Charge resistor from VCC to discharge node.
Shared charge/discharge resistor between discharge node and timing capacitor.
Optional. VCC displays ideal thresholds; it does not change ideal frequency.
Result console
- Oscillation Frequency
- 480.898 Hz
- Period
- 2.07944 ms
- HIGH Time
- 1.38629 ms
- LOW Time
- 693.147 µs
- Duty Cycle
- 66.6667%
- Charge Resistance
- 20 kΩ
- Discharge Resistance
- 10 kΩ
- Lower Threshold
- 1.66667V
- Upper Threshold
- 3.33333V
- Capacitor Swing
- 1.66667V
555 Formula Audit
- Adopted Topology
- Classic bipolar 555 two-resistor astable: VCC -> RA -> discharge node -> RB -> timing capacitor -> ground.
- Threshold Model
- Ideal trigger and threshold levels are 1/3 VCC and 2/3 VCC.
- Charge Path
- Timing capacitor charges through RA + RB.
- Discharge Path
- Timing capacitor discharges primarily through RB and the discharge transistor.
- HIGH Time Formula
- tHIGH = ln(2) x (RA + RB) x C.
- LOW Time Formula
- tLOW = ln(2) x RB x C.
- Period Formula
- T = ln(2) x (RA + 2RB) x C.
- Frequency Formula
- f = 1 / [ln(2) x (RA + 2RB) x C].
- Duty Formula
- D = (RA + RB) / (RA + 2RB).
- Duty Boundary
- Standard positive-resistor topology normally gives duty cycle greater than 50%.
- VCC Dependency
- Ideal frequency is largely independent of VCC because thresholds scale with VCC.
- Formula Used
- 480.898 Hz from 10 kΩ RA, 10 kΩ RB, 100 nF C.
Formula reference
555 Astable Formulas
The calculator uses the classic bipolar 555 astable topology with RA from VCC to pin 7, RB from pin 7 to the timing capacitor, and C from the timing node to ground.
tHIGH = ln(2) x (RA + RB) x CtLOW = ln(2) x RB x CT = tHIGH + tLOW = ln(2) x (RA + 2RB) x Cf = 1 / [ln(2) x (RA + 2RB) x C]f ≈ 1.443 / [(RA + 2RB) x C]D = (RA + RB) / (RA + 2RB)K = T / [ln(2) x C]RB = (1 - D)KRA = (2D - 1)KVtrigger ≈ VCC / 3Vthreshold ≈ 2VCC / 3Variable definitions
- RA
- resistor from VCC to the discharge node
- RB
- resistor from discharge node to timing capacitor
- C
- timing capacitor
- tHIGH
- output high interval while the capacitor charges
- tLOW
- output low interval while the capacitor discharges
- D
- duty cycle as a 0 to 1 fraction
- VCC
- supply voltage used only for ideal threshold display
555 Astable Formula Audit
| Adopted Topology | Classic bipolar 555 two-resistor astable topology: VCC -> RA -> discharge node / pin 7 -> RB -> timing capacitor -> ground. |
|---|---|
| Threshold Model | Ideal trigger and threshold levels are 1/3 VCC and 2/3 VCC. |
| Charge Path | The timing capacitor charges through RA + RB. |
| Discharge Path | The timing capacitor discharges primarily through RB and the discharge transistor. |
| HIGH Time Formula | tHIGH = ln(2) x (RA + RB) x C. |
| LOW Time Formula | tLOW = ln(2) x RB x C. |
| Period Formula | T = tHIGH + tLOW = ln(2) x (RA + 2RB) x C. |
| Frequency Formula | f = 1 / [ln(2) x (RA + 2RB) x C]. The displayed approximation may use 1.443. |
| Duty Formula | D = tHIGH / T = (RA + RB) / (RA + 2RB). |
| Target Frequency Solver | Solve RA, RB, or C only when the remaining degree of freedom is specified. |
| Target Duty Solver | K = T / [ln(2)C], RB = (1 - D)K, RA = (2D - 1)K. |
| Duty Feasibility Boundary | Positive RA requires D > 50%; D = 50% is the ideal RA -> 0 boundary; D < 50% is rejected. |
| Tolerance Model | Worst-case fmin uses RA max, RB max, C max. Worst-case fmax uses RA min, RB min, C min. |
| VCC Dependency | Ideal frequency does not use VCC; VCC only displays threshold voltages and capacitor swing. |
| Device Non-Ideal Boundary | Real NE555, CMOS 7555, and LMC555 variants require datasheet checks for resistor range, leakage, output loading, and maximum frequency. |
Worked Examples
HIGH time
Known: RA = 10 kΩ, RB = 10 kΩ, C = 100 nF
tHIGH = ln(2) x 20 kΩ x 100 nF ≈ 1.38629 ms.
LOW time
Known: RB = 10 kΩ, C = 100 nF
tLOW = ln(2) x 10 kΩ x 100 nF ≈ 0.693147 ms.
Period
Known: Same 10 kΩ / 10 kΩ / 100 nF example
T ≈ 2.07944 ms.
Frequency
Known: T ≈ 2.07944 ms
f ≈ 480.898 Hz.
Duty cycle
Known: RA = RB = 10 kΩ
D = (10 kΩ + 10 kΩ) / (10 kΩ + 20 kΩ) = 66.6667%.
Low RA boundary
Known: RA = 1 kΩ, RB = 10 kΩ, C = 100 nF
Duty remains above 50% in the standard topology.
Solve RB
Known: f = 1 kHz, RA = 10 kΩ, C = 10 nF
RB is positive and the analyzer recovers approximately 1 kHz.
Solve RA
Known: f = 1 kHz, RB = 10 kΩ, C = 10 nF
RA is positive and the analyzer recovers approximately 1 kHz.
Solve C
Known: f = 1 kHz, RA = 10 kΩ, RB = 20 kΩ
Calculated C returns approximately 1 kHz when analyzed.
Frequency + duty
Known: f = 1 kHz, duty = 60%, C = 10 nF
RA = (2D - 1)K and RB = (1 - D)K recover 1 kHz and 60%.
50% duty
Known: Target duty = 50%
The solver reports the ideal RA = 0 boundary instead of pretending it is a practical positive resistor.
40% duty
Known: Target duty = 40%
Rejected as not achievable with the standard two-resistor astable topology.
VCC thresholds
Known: VCC = 5 V
Lower threshold ≈ 1.6667 V, upper threshold ≈ 3.3333 V, swing ≈ 1.6667 V.
Tolerance range
Known: RA/RB ±1%, C ±5%
Worst-case frequency range brackets the nominal frequency.
Duty tolerance
Known: Change only C tolerance
Ideal duty cycle remains unchanged because C cancels in the duty equation.
Capacitance units
Known: 1000 nF = 1 µF
Both capacitance entries produce the same timing result.
Resistance units
Known: 10 kΩ = 10000 Ω
Both resistance entries produce the same timing result.
Design round-trip
Known: Target -> solved components -> analyzer
The solved component set recovers the target frequency within numerical tolerance.
Astable mode
In astable mode, the 555 runs continuously without an external trigger.
Timing capacitor
The timing capacitor charges and discharges between approximately 1/3 VCC and 2/3 VCC.
RA
RA participates in charging but not the ideal discharge interval.
RB
RB participates in both charging and discharging, which is why the denominator contains 2RB.
Duty cycle
Standard two-resistor astable duty cycle is normally greater than 50%.
VCC
Ideal frequency is largely independent of VCC because the trigger and threshold voltages scale with VCC.
Tolerance
Capacitor tolerance strongly affects frequency accuracy; resistor tolerance also matters.
Leakage
Electrolytic capacitor leakage can cause large timing errors for long periods.
Parasitics
Very small timing capacitors can be dominated by breadboard, PCB, and input capacitance.
Maximum frequency
The classic equation should not be treated as valid at arbitrary high frequencies.
555 variants
NE555, CMOS 7555, and LMC555 devices have different practical frequency, leakage, current, and threshold behavior.
Scope
This calculator does not model output loading, supply decoupling, trigger noise, or transistor-level device behavior.
Common Mistakes
Support reference
FAQ
What is a 555 astable oscillator?
A 555 astable oscillator is a free-running timer circuit that continuously charges and discharges a timing capacitor to generate a square-like output waveform without an external trigger.
How do I calculate 555 astable frequency?
For the standard two-resistor topology, f = 1 / [ln(2) x (RA + 2RB) x C]. The common approximation is f ≈ 1.443 / [(RA + 2RB) x C].
How do I calculate HIGH time?
The HIGH time is tHIGH = ln(2) x (RA + RB) x C because the timing capacitor charges through both RA and RB.
How do I calculate LOW time?
The LOW time is tLOW = ln(2) x RB x C because the timing capacitor discharges primarily through RB and the discharge transistor.
How do I calculate duty cycle?
Duty cycle is D = tHIGH / T = (RA + RB) / (RA + 2RB), usually expressed as a percentage.
Why is the standard 555 astable duty cycle above 50%?
With positive RA and RB, the capacitor charges through RA + RB and discharges through RB, so the charge time is normally longer than the discharge time.
Can a 555 astable produce exactly 50% duty cycle?
Exactly 50% is only the ideal RA -> 0 boundary in the simplified standard topology. Practical circuits usually use a modified charge and discharge network for near-50% duty.
How can a 555 generate less than 50% duty cycle?
Duty below 50% requires a modified topology, commonly using steering diodes or separate charge and discharge paths. This calculator models the standard two-resistor astable topology.
How do I choose RA, RB and C for a target frequency?
Because f and C define only RA + 2RB, you must choose an explicit design strategy such as known RA, known RB, or a target duty cycle above 50%.
Does supply voltage affect 555 oscillator frequency?
In the ideal 1/3 VCC and 2/3 VCC threshold model, frequency is largely independent of VCC because both thresholds scale with the supply voltage.
How do resistor and capacitor tolerances affect frequency?
Frequency is inversely proportional to (RA + 2RB)C, so resistor and capacitor tolerances shift the actual oscillation frequency. Capacitor tolerance often dominates.
What capacitor type should I use for a 555 timer?
Use a capacitor type appropriate for the timing range and accuracy target. Leakage, voltage coefficient, dielectric absorption, and tolerance can matter, especially for long timing periods.
What limits the maximum 555 oscillator frequency?
The practical maximum depends on the specific 555 variant, propagation delay, discharge transistor behavior, output transitions, capacitor parasitics, and PCB layout.
What is the difference between astable and monostable mode?
Astable mode runs continuously as an oscillator. Monostable mode produces one timed output pulse after a trigger and is outside the scope of this calculator.
Documentation
Related Engineering Guides
Design notes, guides, and engineering articles linked to this tool.
Engineering Guide
Frequency, Period & Time Conversion Guide
Convert frequency, period, PWM timing, phase delay, angular frequency, wavelength, RPM, and signal timing units using reciprocal formulas and correct electronics units.
24 min · Intermediate
Engineering Guide
Engineering Unit Conversions for Electronics
Learn engineering unit conversions for electronics, including SI prefixes, powers of ten, engineering notation, resistance, capacitance, inductance, voltage, current, power, energy, frequency, time, PCB units, and common conversion mistakes.
22 min · Beginner
Engineering Blog
10 Common Engineering Unit Conversion Mistakes (and How to Avoid Them)
Avoid common engineering unit conversion mistakes involving SI prefixes, milli vs mega, micro vs nano, frequency and period, watts versus watt-hours, PCB mils, temperature, significant figures, and calculator inputs.
24 min · Intermediate
Related Calculators
RC Time Constant Calculator
Review RC timing behavior used by the 555 timing capacitor.
Frequency to Period Converter
Convert oscillator frequency to period and period to frequency.
Digital Timing Calculator
Analyze digital timing budgets for clocked logic systems.
Wien Bridge Oscillator Calculator
Analyze op-amp Wien Bridge sine-wave oscillator frequency, feedback, and startup margin.
RC Phase-Shift Oscillator Calculator
Analyze classic loaded three-section RC sine-wave oscillator frequency and gain.
Colpitts Oscillator Calculator
Analyze Colpitts LC tank frequency and capacitive divider relationships.
Hartley Oscillator Calculator
Analyze split-inductor Hartley LC oscillator frequency and coupling.
Clapp Oscillator Calculator
Analyze Clapp LC oscillator tuning capacitance and sensitivity.
Schmitt Trigger RC Oscillator Calculator
Analyze Schmitt inverter RC oscillator frequency, duty cycle, and threshold timing.
Comparator Relaxation Oscillator Calculator
Analyze comparator positive-feedback hysteresis thresholds and RC relaxation timing.
Oscillator Frequency Tolerance & PPM Calculator
Calculate oscillator ppm, frequency error, tolerance range, clock drift, and stability budgets.
Engineering Disclaimer
This calculator uses an ideal first-pass 555 astable model. Verify timing limits, resistor ranges, capacitor leakage, supply decoupling, output loading, temperature behavior, and maximum frequency against the selected 555 timer datasheet before using the circuit in a critical design.